OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_3/] [or1200/] [rtl/] - Rev 570

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
357 Fixed dbg_is_o assignment width. lampret 8296d 18h /or1k/tags/rel_3/or1200/rtl/
356 Break point bug fixed simons 8296d 21h /or1k/tags/rel_3/or1200/rtl/
354 Fixed width of du_except. lampret 8297d 15h /or1k/tags/rel_3/or1200/rtl/
353 Cashes disabled. simons 8298d 01h /or1k/tags/rel_3/or1200/rtl/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8299d 04h /or1k/tags/rel_3/or1200/rtl/
351 Fixed some l.trap typos. lampret 8299d 05h /or1k/tags/rel_3/or1200/rtl/
350 For GDB changed single stepping and disabled trap exception. lampret 8299d 07h /or1k/tags/rel_3/or1200/rtl/
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8304d 05h /or1k/tags/rel_3/or1200/rtl/
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8304d 05h /or1k/tags/rel_3/or1200/rtl/
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8305d 14h /or1k/tags/rel_3/or1200/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.