OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_3/] [or1200/] [rtl/] [verilog/] - Rev 399

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8285d 18h /or1k/tags/rel_3/or1200/rtl/verilog/
316 Fixed exceptions. lampret 8287d 16h /or1k/tags/rel_3/or1200/rtl/verilog/
271 Added missing endif lampret 8292d 05h /or1k/tags/rel_3/or1200/rtl/verilog/
265 Modified virtual silicon instantiations. lampret 8295d 01h /or1k/tags/rel_3/or1200/rtl/verilog/
220 Fixed parameters in generic sprams. lampret 8306d 01h /or1k/tags/rel_3/or1200/rtl/verilog/
219 Fixed sensitivity list. lampret 8307d 02h /or1k/tags/rel_3/or1200/rtl/verilog/
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8307d 02h /or1k/tags/rel_3/or1200/rtl/verilog/
217 Fixed some synthesis warnings. Configured with caches and MMUs. lampret 8308d 21h /or1k/tags/rel_3/or1200/rtl/verilog/
216 No longer needed. lampret 8314d 07h /or1k/tags/rel_3/or1200/rtl/verilog/
215 MP3 version. lampret 8314d 07h /or1k/tags/rel_3/or1200/rtl/verilog/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.