OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_4/] - Rev 1781

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
992 A bug when cache enabled and bus error comes fixed. simons 8013d 16h /or1k/tags/rel_4/
991 Different memory controller. simons 8013d 16h /or1k/tags/rel_4/
990 Test is now complete. simons 8013d 16h /or1k/tags/rel_4/
989 c++ is making problems so, for now, it is excluded. simons 8015d 00h /or1k/tags/rel_4/
988 ORP architecture supported. simons 8015d 15h /or1k/tags/rel_4/
987 ORP architecture supported. simons 8015d 22h /or1k/tags/rel_4/
986 outputs out of function are not registered anymore markom 8015d 23h /or1k/tags/rel_4/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8016d 11h /or1k/tags/rel_4/
984 Disable SB until it is tested lampret 8016d 11h /or1k/tags/rel_4/
983 First checkin lampret 8016d 13h /or1k/tags/rel_4/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.