OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_9/] [or1200/] [rtl/] - Rev 1063

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
916 MAC now follows software convention (signed multiply instead of unsigned). lampret 8016d 09h /or1k/tags/rel_9/or1200/rtl/
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8032d 13h /or1k/tags/rel_9/or1200/rtl/
871 Generic flip-flop based memory macro for register file. lampret 8068d 19h /or1k/tags/rel_9/or1200/rtl/
870 Added defines for enabling generic FF based memory macro for register file. lampret 8068d 19h /or1k/tags/rel_9/or1200/rtl/
869 Added generic flip-flop based memory macro instantiation. lampret 8068d 19h /or1k/tags/rel_9/or1200/rtl/
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8139d 18h /or1k/tags/rel_9/or1200/rtl/
794 Added again just recently removed full_case directive lampret 8139d 18h /or1k/tags/rel_9/or1200/rtl/
791 Fixed some ports in instnatiations that were removed from the modules lampret 8139d 18h /or1k/tags/rel_9/or1200/rtl/
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8139d 19h /or1k/tags/rel_9/or1200/rtl/
788 Some of the warnings fixed. lampret 8139d 20h /or1k/tags/rel_9/or1200/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.