OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable/] [or1200/] - Rev 1780

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8251d 18h /or1k/tags/stable/or1200/
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8253d 02h /or1k/tags/stable/or1200/
316 Fixed exceptions. lampret 8255d 00h /or1k/tags/stable/or1200/
271 Added missing endif lampret 8259d 13h /or1k/tags/stable/or1200/
265 Modified virtual silicon instantiations. lampret 8262d 09h /or1k/tags/stable/or1200/
220 Fixed parameters in generic sprams. lampret 8273d 08h /or1k/tags/stable/or1200/
219 Fixed sensitivity list. lampret 8274d 09h /or1k/tags/stable/or1200/
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8274d 10h /or1k/tags/stable/or1200/
217 Fixed some synthesis warnings. Configured with caches and MMUs. lampret 8276d 04h /or1k/tags/stable/or1200/
216 No longer needed. lampret 8281d 14h /or1k/tags/stable/or1200/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.