OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] - Rev 377

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
357 Fixed dbg_is_o assignment width. lampret 8330d 20h /or1k/tags/stable_0_1_0/
356 Break point bug fixed simons 8330d 22h /or1k/tags/stable_0_1_0/
355 uart VAPI model improved; changes to MC and eth. markom 8331d 06h /or1k/tags/stable_0_1_0/
354 Fixed width of du_except. lampret 8331d 16h /or1k/tags/stable_0_1_0/
353 Cashes disabled. simons 8332d 03h /or1k/tags/stable_0_1_0/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8333d 06h /or1k/tags/stable_0_1_0/
351 Fixed some l.trap typos. lampret 8333d 07h /or1k/tags/stable_0_1_0/
350 For GDB changed single stepping and disabled trap exception. lampret 8333d 09h /or1k/tags/stable_0_1_0/
349 Some bugs regarding cache simulation fixed. simons 8334d 21h /or1k/tags/stable_0_1_0/
348 Added instructions on how to build configure. ivang 8336d 05h /or1k/tags/stable_0_1_0/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.