OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] [or1ksim/] - Rev 508

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
480 RTL_SIM define added for shorter simulation runtime. simons 8226d 15h /or1k/tags/stable_0_1_0/or1ksim/
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8226d 16h /or1k/tags/stable_0_1_0/or1ksim/
478 Started adding acv_gpio testbench erez 8226d 16h /or1k/tags/stable_0_1_0/or1ksim/
477 Improved multi-id vapi logs (i.e. GPIO) erez 8226d 16h /or1k/tags/stable_0_1_0/or1ksim/
476 Fixed warnings. ivang 8226d 17h /or1k/tags/stable_0_1_0/or1ksim/
475 l.jalr r9 is not used any more. simons 8226d 17h /or1k/tags/stable_0_1_0/or1ksim/
473 Added test flag templates. ivang 8226d 21h /or1k/tags/stable_0_1_0/or1ksim/
472 Removed MC initialization. Must be done in except_mc.S ivang 8226d 21h /or1k/tags/stable_0_1_0/or1ksim/
471 Removed MC initialization. Must be done in except_mc.S ivang 8226d 21h /or1k/tags/stable_0_1_0/or1ksim/
470 Added test flag templates. ivang 8226d 21h /or1k/tags/stable_0_1_0/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.