OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] [or1ksim/] - Rev 560

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
540 CS number added to mem dev list. simons 8217d 18h /or1k/tags/stable_0_1_0/or1ksim/
539 Missing parts added. simons 8217d 18h /or1k/tags/stable_0_1_0/or1ksim/
538 memory width increased to 32bit; new memory test mem_test added - simple big endian test markom 8217d 18h /or1k/tags/stable_0_1_0/or1ksim/
537 memory cycles are calculated according to parameters from .cfg file markom 8217d 20h /or1k/tags/stable_0_1_0/or1ksim/
535 stats is updated; statical single stats removed; t command output cleaned, added time output; cycles is moved to instructions; cycles now count time markom 8218d 13h /or1k/tags/stable_0_1_0/or1ksim/
534 Changed to work with new simulator. simons 8218d 15h /or1k/tags/stable_0_1_0/or1ksim/
533 profiler updated; lot of comments; bug with missaligned return call resolving fixed markom 8218d 18h /or1k/tags/stable_0_1_0/or1ksim/
532 removed stats 6 command, handling SLP; function profiling is supported by profiler; subroutine level parallelism is not covered yet, but should be done in profiler markom 8218d 19h /or1k/tags/stable_0_1_0/or1ksim/
530 THRI interrupt fixed. simons 8219d 08h /or1k/tags/stable_0_1_0/or1ksim/
529 Bug in receiver fixed. simons 8219d 10h /or1k/tags/stable_0_1_0/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.