OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 1015

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
993 Fixed IMMU bug. lampret 7996d 13h /or1k/tags/stable_0_2_0/
992 A bug when cache enabled and bus error comes fixed. simons 7996d 22h /or1k/tags/stable_0_2_0/
991 Different memory controller. simons 7996d 22h /or1k/tags/stable_0_2_0/
990 Test is now complete. simons 7996d 22h /or1k/tags/stable_0_2_0/
989 c++ is making problems so, for now, it is excluded. simons 7998d 06h /or1k/tags/stable_0_2_0/
988 ORP architecture supported. simons 7998d 21h /or1k/tags/stable_0_2_0/
987 ORP architecture supported. simons 7999d 05h /or1k/tags/stable_0_2_0/
986 outputs out of function are not registered anymore markom 7999d 05h /or1k/tags/stable_0_2_0/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 7999d 17h /or1k/tags/stable_0_2_0/
984 Disable SB until it is tested lampret 7999d 17h /or1k/tags/stable_0_2_0/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.