OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 373

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
353 Cashes disabled. simons 8302d 00h /or1k/tags/stable_0_2_0/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8303d 03h /or1k/tags/stable_0_2_0/
351 Fixed some l.trap typos. lampret 8303d 05h /or1k/tags/stable_0_2_0/
350 For GDB changed single stepping and disabled trap exception. lampret 8303d 06h /or1k/tags/stable_0_2_0/
349 Some bugs regarding cache simulation fixed. simons 8304d 19h /or1k/tags/stable_0_2_0/
348 Added instructions on how to build configure. ivang 8306d 03h /or1k/tags/stable_0_2_0/
347 Added CRC32 calculation to Ethernet erez 8307d 00h /or1k/tags/stable_0_2_0/
346 Improved Ethernet simulation erez 8307d 01h /or1k/tags/stable_0_2_0/
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8307d 01h /or1k/tags/stable_0_2_0/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8307d 03h /or1k/tags/stable_0_2_0/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.