OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 508

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
488 *** empty log message *** ivang 8305d 08h /or1k/tags/stable_0_2_0/
487 Lectored english descriptions by Bob Gardner-Medwin. Thanks Bob! markom 8305d 09h /or1k/tags/stable_0_2_0/
486 Updated documentation in default sim.cfg erez 8305d 09h /or1k/tags/stable_0_2_0/
485 gdb.h moved to debug dir; except.ld renamed to default.ld markom 8305d 11h /or1k/tags/stable_0_2_0/
484 Changed to support execution from various addresses. simons 8305d 23h /or1k/tags/stable_0_2_0/
483 Implemented some GPIO tests erez 8306d 00h /or1k/tags/stable_0_2_0/
482 profiling uses l.jr instead of obsolete l.jalr markom 8306d 03h /or1k/tags/stable_0_2_0/
481 -f bug fixed markom 8306d 03h /or1k/tags/stable_0_2_0/
480 RTL_SIM define added for shorter simulation runtime. simons 8306d 03h /or1k/tags/stable_0_2_0/
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8306d 04h /or1k/tags/stable_0_2_0/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.