OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 652

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
632 profiler and mprofiler merged into sim. ivang 8228d 15h /or1k/tags/stable_0_2_0/
631 Real cache access is simulated now. simons 8229d 14h /or1k/tags/stable_0_2_0/
630 some bug fixes in store buffer analysis markom 8229d 23h /or1k/tags/stable_0_2_0/
629 typo fixed markom 8230d 02h /or1k/tags/stable_0_2_0/
627 or32 restored markom 8230d 03h /or1k/tags/stable_0_2_0/
626 store buffer added markom 8230d 03h /or1k/tags/stable_0_2_0/
625 Bus error bug fixed. Cache routines added. simons 8230d 19h /or1k/tags/stable_0_2_0/
624 Added logging of writes/read to/from SPR registers. ivang 8230d 20h /or1k/tags/stable_0_2_0/
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8230d 22h /or1k/tags/stable_0_2_0/
622 Cache test works on hardware. simons 8231d 01h /or1k/tags/stable_0_2_0/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.