OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 826

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
804 memory regions can now overlap with MC -- not according to MC spec markom 8163d 07h /or1k/tags/stable_0_2_0/
803 Free irq handler fixed. simons 8166d 00h /or1k/tags/stable_0_2_0/
802 Cache and tick timer tests fixed. simons 8167d 11h /or1k/tags/stable_0_2_0/
801 l.muli instruction added markom 8169d 07h /or1k/tags/stable_0_2_0/
800 Bug fixed. simons 8170d 05h /or1k/tags/stable_0_2_0/
799 Wrapping around 512k boundary to simulate real hw. simons 8173d 22h /or1k/tags/stable_0_2_0/
798 Hardware scroll added. This possible due to the fact that crt is wrapping around 512k boundary. simons 8173d 22h /or1k/tags/stable_0_2_0/
797 Changed hardcoded address for fake MC to use a define. lampret 8173d 23h /or1k/tags/stable_0_2_0/
796 Removed unused ports wb_clki and wb_rst_i lampret 8173d 23h /or1k/tags/stable_0_2_0/
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8174d 03h /or1k/tags/stable_0_2_0/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.