OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim/] - Rev 1384

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1361 Cleanup test peripheral nogj 7115d 03h /or1k/tags/stable_0_2_0/or1ksim/
1360 Add dynamic hooks to sim_reset nogj 7115d 03h /or1k/tags/stable_0_2_0/or1ksim/
1359 Pass private data in readfunc/writefunc callbacks nogj 7115d 03h /or1k/tags/stable_0_2_0/or1ksim/
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7115d 03h /or1k/tags/stable_0_2_0/or1ksim/
1355 Fix dmatest testcase nogj 7122d 14h /or1k/tags/stable_0_2_0/or1ksim/
1354 typing fixes phoenix 7123d 09h /or1k/tags/stable_0_2_0/or1ksim/
1353 Modularise simulator command parsing nogj 7124d 06h /or1k/tags/stable_0_2_0/or1ksim/
1352 Optimise execution history tracking nogj 7124d 06h /or1k/tags/stable_0_2_0/or1ksim/
1351 Reindent create_watchpoints useing a more compact indentation style nogj 7124d 06h /or1k/tags/stable_0_2_0/or1ksim/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7124d 06h /or1k/tags/stable_0_2_0/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.