OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim/] [mmu/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7104d 23h /or1k/tags/stable_0_2_0/or1ksim/mmu/
1308 Gyorgy Jeney: extensive cleanup phoenix 7296d 13h /or1k/tags/stable_0_2_0/or1ksim/mmu/
1249 Downgrading back to automake-1.4 lampret 7461d 13h /or1k/tags/stable_0_2_0/or1ksim/mmu/
1240 additional functions to bypass cache and mmu needed for peripheral devices phoenix 7468d 08h /or1k/tags/stable_0_2_0/or1ksim/mmu/
1174 fix for immu exceptions that never should have happened phoenix 7672d 12h /or1k/tags/stable_0_2_0/or1ksim/mmu/
1117 Ignore generated files for CVS purposes sfurman 7804d 14h /or1k/tags/stable_0_2_0/or1ksim/mmu/
1099 cvs bug fixed markom 7891d 01h /or1k/tags/stable_0_2_0/or1ksim/mmu/
997 PRINTF should be used instead of printf; command redirection repaired markom 7993d 04h /or1k/tags/stable_0_2_0/or1ksim/mmu/
970 Testbench is now running on ORP architecture platform. simons 8000d 15h /or1k/tags/stable_0_2_0/or1ksim/mmu/
886 MMU registers reserved fields protected from writing. simons 8036d 20h /or1k/tags/stable_0_2_0/or1ksim/mmu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.