OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim/] [pic/] - Rev 1766

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
970 Testbench is now running on ORP architecture platform. simons 8001d 01h /or1k/tags/stable_0_2_0/or1ksim/pic/
876 Beta release of ATA simulation rherveille 8045d 00h /or1k/tags/stable_0_2_0/or1ksim/pic/
805 kbd, fb, vga devices now uses scheduler markom 8128d 16h /or1k/tags/stable_0_2_0/or1ksim/pic/
729 some small optimizations markom 8162d 12h /or1k/tags/stable_0_2_0/or1ksim/pic/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8205d 15h /or1k/tags/stable_0_2_0/or1ksim/pic/
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8209d 00h /or1k/tags/stable_0_2_0/or1ksim/pic/
567 Commit lapsus fixed. simons 8214d 14h /or1k/tags/stable_0_2_0/or1ksim/pic/
561 Tick timer is not connected to PIC. simons 8215d 05h /or1k/tags/stable_0_2_0/or1ksim/pic/
557 some optimizations; fsim running at 2MIPS; pm section added to config; configure bug fixed markom 8218d 13h /or1k/tags/stable_0_2_0/or1ksim/pic/
517 some performance optimizations markom 8224d 09h /or1k/tags/stable_0_2_0/or1ksim/pic/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.