OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 1496

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1476 Change the wording of error messages to more acuretly reflect the error they are talking about. nogj 7001d 23h /or1k/tags/stable_0_2_0_rc1/
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 7001d 23h /or1k/tags/stable_0_2_0_rc1/
1474 * Building op.S and op.o depend on op_t_reg_mov_op.h
* Clean generated files produced by the recompiler
nogj 7001d 23h /or1k/tags/stable_0_2_0_rc1/
1473 Add warning that except_handle may not return nogj 7029d 02h /or1k/tags/stable_0_2_0_rc1/
1471 Rewrite the interactive mode handling to also work in the recompiler nogj 7029d 02h /or1k/tags/stable_0_2_0_rc1/
1469 Don't halt the sim when not needed nogj 7029d 02h /or1k/tags/stable_0_2_0_rc1/
1467 * Remove useless checks.
* Don't halt the sim when not really necessary.
nogj 7029d 02h /or1k/tags/stable_0_2_0_rc1/
1465 Fix printing of uninitialised value nogj 7029d 02h /or1k/tags/stable_0_2_0_rc1/
1463 Make the ethernet peripheral use the new debug channels nogj 7029d 02h /or1k/tags/stable_0_2_0_rc1/
1461 Add an optional `enabled' paramter to every peripheral nogj 7029d 02h /or1k/tags/stable_0_2_0_rc1/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.