OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 62

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 This commit was generated by cvs2svn to compensate for changes in r39, which
included commits to RCS files with non-trunk default branches.
lampret 8828d 05h /or1k/tags/stable_0_2_0_rc1/
38 Virtual machine at the moment. lampret 8828d 06h /or1k/tags/stable_0_2_0_rc1/
37 STACK_SIZE is not properly used (will be removed soon). lampret 8828d 06h /or1k/tags/stable_0_2_0_rc1/
36 Fixed bug when loading "data" from .text segment (all insns are not only
decoded but also placed in simulator memory undecoded as data).
lampret 8828d 06h /or1k/tags/stable_0_2_0_rc1/
35 SLP hooks. lampret 8828d 06h /or1k/tags/stable_0_2_0_rc1/
34 Started with SLP (not finished yet). lampret 8828d 06h /or1k/tags/stable_0_2_0_rc1/
33 Handling of or1k exceptions. lampret 8832d 05h /or1k/tags/stable_0_2_0_rc1/
32 Interrupt recognition. lampret 8832d 05h /or1k/tags/stable_0_2_0_rc1/
31 16450 serial UART device. lampret 8832d 08h /or1k/tags/stable_0_2_0_rc1/
30 Updated SPRs, exceptions. Added 16450 device. lampret 8832d 08h /or1k/tags/stable_0_2_0_rc1/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.