OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 90

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
69 Sim debug. lampret 8676d 02h /or1k/tags/stable_0_2_0_rc1/
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8676d 02h /or1k/tags/stable_0_2_0_rc1/
67 Added simulator "application load". lampret 8676d 02h /or1k/tags/stable_0_2_0_rc1/
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.
lampret 8676d 02h /or1k/tags/stable_0_2_0_rc1/
65 Added DMMU stats. lampret 8676d 02h /or1k/tags/stable_0_2_0_rc1/
64 SPR bit definition moved to spr_defs.h. lampret 8676d 02h /or1k/tags/stable_0_2_0_rc1/
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).
lampret 8676d 02h /or1k/tags/stable_0_2_0_rc1/
62 OR1K DMMU model. lampret 8676d 02h /or1k/tags/stable_0_2_0_rc1/
61 2000-09-26 Joel Sherrill <joel@OARcorp.com>

* libc/sys/rtems/include/pthread.h: Added file missed by earlier
commit of RTEMS modifications.
joel 8690d 20h /or1k/tags/stable_0_2_0_rc1/
60 Memory model changed. lampret 8711d 05h /or1k/tags/stable_0_2_0_rc1/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.