OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 900

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
878 first release of atabug rherveille 8076d 00h /or1k/tags/stable_0_2_0_rc1/
877 ata beta release rherveille 8076d 00h /or1k/tags/stable_0_2_0_rc1/
876 Beta release of ATA simulation rherveille 8076d 00h /or1k/tags/stable_0_2_0_rc1/
875 libgcc is moved here to avoid the mess with the folders. simons 8076d 12h /or1k/tags/stable_0_2_0_rc1/
874 Command for displaying trace buffer added. simons 8084d 06h /or1k/tags/stable_0_2_0_rc1/
873 There is a problem with CRC generation, it has to be fixed in the future. simons 8095d 12h /or1k/tags/stable_0_2_0_rc1/
872 Touch screen test added. simons 8099d 12h /or1k/tags/stable_0_2_0_rc1/
871 Generic flip-flop based memory macro for register file. lampret 8100d 06h /or1k/tags/stable_0_2_0_rc1/
870 Added defines for enabling generic FF based memory macro for register file. lampret 8100d 06h /or1k/tags/stable_0_2_0_rc1/
869 Added generic flip-flop based memory macro instantiation. lampret 8100d 06h /or1k/tags/stable_0_2_0_rc1/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.