OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [gdb-5.0/] - Rev 662

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
363 program can be stepped and continued before running it, supporting low level debugging markom 8256d 01h /or1k/tags/stable_0_2_0_rc1/gdb-5.0/
362 some changes based on current modifications to or1k; cleaner register naming; ctrl-c causes stepi; write&read pc work on next instruction markom 8256d 06h /or1k/tags/stable_0_2_0_rc1/gdb-5.0/
207 Several major changes to allow gdb to work with an Or1k implementation
that does not need a writeable PC. This version will use the breakpoint
vector and install a new vector into the EPC register, and then single
step out of the breakpoint exception. The breakpoint exception vector
must include only 2 commands: l.rfe and l.nop. Anything else and this
gdb version will fail w/ or1ksim.		 chris 8311d 07h /or1k/tags/stable_0_2_0_rc1/gdb-5.0/
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.		 chris 8331d 03h /or1k/tags/stable_0_2_0_rc1/gdb-5.0/
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100		 markom 8353d 05h /or1k/tags/stable_0_2_0_rc1/gdb-5.0/
151 Typo in the previous commit. Sorry. chris 8403d 08h /or1k/tags/stable_0_2_0_rc1/gdb-5.0/
150 Fixed some single stepping issues chris 8403d 08h /or1k/tags/stable_0_2_0_rc1/gdb-5.0/
149 Fixed bug where disassemble command caused a segmentation fault chris 8404d 11h /or1k/tags/stable_0_2_0_rc1/gdb-5.0/
146 Mofications to work with or1ksim JTAG based simulation chris 8405d 03h /or1k/tags/stable_0_2_0_rc1/gdb-5.0/
143 Modifications necessary to work with JTAG or1ksim simulator chris 8405d 03h /or1k/tags/stable_0_2_0_rc1/gdb-5.0/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.