OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] - Rev 1376

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1354 typing fixes phoenix 7077d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1353 Modularise simulator command parsing nogj 7078d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1352 Optimise execution history tracking nogj 7078d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1351 Reindent create_watchpoints useing a more compact indentation style nogj 7078d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7078d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1347 Remove backup file nogj 7090d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1346 Remove the global op structure nogj 7092d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1345 Fix out-of-tree builds nogj 7092d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7092d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1343 * Fix warnings in insnset.c and execute.c nogj 7092d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.