OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] - Rev 1532

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1512 Fix compileing on windows (Reported my Kuoping Hsu and Girish Venkatar) nogj 6937d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1511 Fix typo nogj 6937d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1510 Create a seporate debug channel to dump exceptions to nogj 6937d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1509 Remove 08 prefix from PRIdREG nogj 6937d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 6937d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1507 Use readline by default if it is availible nogj 6937d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.
nogj 6937d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1505 Make output clearer nogj 6952d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1504 Use proper types nogj 6952d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1503 Move loopback handling out of uart_clock16 nogj 6952d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.