OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] - Rev 1542

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1518 Print a '\n' at the end of the trace nogj 6934d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1517 Use uint8_t instead of char nogj 6934d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1516 Make non-writeable memory writeable by the debug core nogj 6934d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1515 Use the new debug channel code instead of a compile time macro nogj 6934d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1514 Fix compileation with --enable-execution=simple nogj 6934d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1513 Remove the flag global nogj 6934d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1512 Fix compileing on windows (Reported my Kuoping Hsu and Girish Venkatar) nogj 6934d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1511 Fix typo nogj 6934d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1510 Create a seporate debug channel to dump exceptions to nogj 6934d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1509 Remove 08 prefix from PRIdREG nogj 6934d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.