OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] - Rev 1548

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1524 Check OR32_IF_DELAY instead of it_jump || it_branch nogj 6933d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1523 Bring config files up-to-date with recent changes nogj 6933d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1522 Add the cycles debug channel to print the value of the cycle counter before each line nogj 6933d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1521 Add {TRACE,ERR,FIXME,WARN}_ON macros to get the state of the given debug channel nogj 6933d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1520 Remove unused code nogj 6933d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1519 Add a usefull trace to the mc nogj 6933d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1518 Print a '\n' at the end of the trace nogj 6933d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1517 Use uint8_t instead of char nogj 6933d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1516 Make non-writeable memory writeable by the debug core nogj 6933d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1515 Use the new debug channel code instead of a compile time macro nogj 6933d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.