OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] - Rev 648

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
622 Cache test works on hardware. simons 8188d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/
621 Cache test works on hardware. simons 8188d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8188d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/
619 all test pass, after newest changes markom 8188d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/
616 flags test added markom 8190d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8190d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
612 Tick timer period extended to meet real timing. simons 8192d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8193d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/
608 Range exception removed from test. simons 8194d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/
606 raw register range bug fixed; acv_uart test passes markom 8195d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.