OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] - Rev 675

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
631 Real cache access is simulated now. simons 8196d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/
630 some bug fixes in store buffer analysis markom 8196d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
629 typo fixed markom 8196d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/
627 or32 restored markom 8196d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/
626 store buffer added markom 8196d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/
624 Added logging of writes/read to/from SPR registers. ivang 8197d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8197d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/
622 Cache test works on hardware. simons 8197d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/
621 Cache test works on hardware. simons 8197d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8197d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.