OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] - Rev 927

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
902 separated async and sync cond rst||... and fixed few other bugs in verilog generator; advanced cmov optimization markom 8009d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/
898 l.movhi added; (signed) comparison bug fixed markom 8014d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/
897 improved CUC GUI; pre/unroll bugs fixed markom 8014d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/
894 Typing mistake fixed. simons 8019d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/
889 Modified Ethernet model. ivang 8019d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/
886 MMU registers reserved fields protected from writing. simons 8021d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/
884 code cleaning - a lot of global variables moved to runtime struct markom 8021d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/
883 cuc updated, cuc prompt parsing; CSM analysis markom 8022d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/
882 Routine for adjusting read and write delay for devices added. simons 8024d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8027d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.