OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] - Rev 971

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
926 regs and loads do not use rst - can yield less logic markom 8050d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/
925 new BB joining type; BBID_END added; virtex.tim sample cuc timings markom 8050d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/
924 bb joining, basic block triggers bugs fixed; more verilog generation of arbiter markom 8050d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/
919 stable release rherveille 8051d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/
918 sa command bug fixed markom 8051d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/
917 optimize cmovs bug fixed markom 8051d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/
915 cuc main verilog file generation markom 8052d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
914 SR[FO] is always set to 1. lampret 8052d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/
913 Executed log insns counter output in decimal instead of hex. lampret 8052d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/
912 Reset SR (and ESR) have TEE set to zero (no tick timer). lampret 8052d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.