OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [debug/] - Rev 1506

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
876 Beta release of ATA simulation rherveille 8062d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/debug/
693 exception info is outputted only in verbose mode markom 8194d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/debug/
643 Quick bug fix. ivang 8210d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/debug/
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8210d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/debug/
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8226d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/debug/
587 gdb messages disabled markom 8228d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/debug/
517 some performance optimizations markom 8241d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/debug/
500 Added .cvsignore files for annoying generated files erez 8243d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/debug/
494 trace.h removed; removed absolete trace_fd code - use exe_log instead markom 8255d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/debug/
485 gdb.h moved to debug dir; except.ld renamed to default.ld markom 8256d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/debug/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.