OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [mmu/] - Rev 886

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
204 Added function prototypes to stop gcc from complaining erez 8316d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8359d 18h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8442d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
74 Same as DMMU. lampret 8649d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8649d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
62 OR1K DMMU model. lampret 8661d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
18 or16 added, or1k renamed to or32. lampret 8822d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
13 Rebuild of the generated files. jrydberg 8882d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 8882d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8883d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.