OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [testbench/] - Rev 1249

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
802 Cache and tick timer tests fixed. simons 8125d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
733 Fixed configuration. ivang 8153d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
730 tick section is now obsolete; update your .cfg files! markom 8154d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
715 dhrystones strcmp repaired markom 8156d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
705 Updated changed registers. ivang 8162d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
702 Initial coding of ethernet simulator model finished. ivang 8162d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
699 Simprintf bug fixed again. simons 8166d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
698 Simprintf bug fixed again. simons 8166d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
697 Simprintf bug fixed again. simons 8166d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
690 update markom 8169d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.