OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [testbench/] - Rev 1420

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
840 Added execution of pre and post simulation shell scripts.
Script should be named <testname>.pre.sh for pre-execution script
and <testname>.post.sh for post-execution script.
ivang 8096d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
838 Bug fix. ivang 8097d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
837 Configuration for ethernet testcase. ivang 8097d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
836 Fixed bug in file interface. Modified testcase to suid modifications. ivang 8097d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
826 or32-uclinux target added markom 8104d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
802 Cache and tick timer tests fixed. simons 8117d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
733 Fixed configuration. ivang 8145d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
730 tick section is now obsolete; update your .cfg files! markom 8146d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
715 dhrystones strcmp repaired markom 8148d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
705 Updated changed registers. ivang 8154d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.