OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [testbench/] - Rev 1486

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 7986d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
915 cuc main verilog file generation markom 8000d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
909 Bug fix. lampret 8002d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
889 Modified Ethernet model. ivang 8018d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
840 Added execution of pre and post simulation shell scripts.
Script should be named <testname>.pre.sh for pre-execution script
and <testname>.post.sh for post-execution script.
ivang 8095d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
838 Bug fix. ivang 8096d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
837 Configuration for ethernet testcase. ivang 8096d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
836 Fixed bug in file interface. Modified testcase to suid modifications. ivang 8096d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
826 or32-uclinux target added markom 8103d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
802 Cache and tick timer tests fixed. simons 8116d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.