OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 163

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
143 Modifications necessary to work with JTAG or1ksim simulator chris 8422d 10h /or1k/tags/stable_0_2_0_rc2/
142 Modifications for a functional gdb environment chris 8422d 10h /or1k/tags/stable_0_2_0_rc2/
141 Added l_trap() chris 8422d 10h /or1k/tags/stable_0_2_0_rc2/
140 Modifications to work with or1ksim JTAG simulator chris 8422d 10h /or1k/tags/stable_0_2_0_rc2/
139 Modifications for functional gdb chris 8422d 10h /or1k/tags/stable_0_2_0_rc2/
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading
markom 8425d 13h /or1k/tags/stable_0_2_0_rc2/
137 Added TRAP exception chris 8426d 12h /or1k/tags/stable_0_2_0_rc2/
136 Fixed the DSR/DRR debug register definitions which were stored backwards chris 8426d 12h /or1k/tags/stable_0_2_0_rc2/
135 Fixed a couple of bugs related to updating registers over JTAG
during debugging.
chris 8426d 12h /or1k/tags/stable_0_2_0_rc2/
134 *** empty log message *** markom 8428d 11h /or1k/tags/stable_0_2_0_rc2/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.