OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 731

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
711 Ram size exteneded to 4Mb. simons 8201d 22h /or1k/tags/stable_0_2_0_rc2/
710 _print removed. simons 8201d 23h /or1k/tags/stable_0_2_0_rc2/
709 eval_operands is now being generated markom 8202d 01h /or1k/tags/stable_0_2_0_rc2/
708 Sash can be now built with or32-uclibc tool chain. simons 8202d 11h /or1k/tags/stable_0_2_0_rc2/
707 _start label is now the entry point. simons 8202d 12h /or1k/tags/stable_0_2_0_rc2/
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8202d 18h /or1k/tags/stable_0_2_0_rc2/
705 Updated changed registers. ivang 8203d 19h /or1k/tags/stable_0_2_0_rc2/
704 exe_logs now print also l.nop 3 printfs markom 8203d 20h /or1k/tags/stable_0_2_0_rc2/
703 small optimizations to dissasemble markom 8203d 22h /or1k/tags/stable_0_2_0_rc2/
702 Initial coding of ethernet simulator model finished. ivang 8203d 23h /or1k/tags/stable_0_2_0_rc2/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.