OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] - Rev 90

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).
lampret 8679d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/
62 OR1K DMMU model. lampret 8679d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/
60 Memory model changed. lampret 8714d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/
55 Added 'dv' command for dumping memory as verilog model. lampret 8730d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/
54 Regular maintenance. lampret 8730d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/
52 Comment character changed. lampret 8791d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/
51 Exception detection changed a bit. lampret 8791d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/
50 Added CURINSN macro. lampret 8791d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/
49 Changed simulation mode to non-virtual (real). lampret 8791d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/
48 Added CCR. lampret 8791d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.