OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] - Rev 925

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
897 improved CUC GUI; pre/unroll bugs fixed markom 8018d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/
894 Typing mistake fixed. simons 8022d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/
889 Modified Ethernet model. ivang 8023d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/
886 MMU registers reserved fields protected from writing. simons 8025d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/
884 code cleaning - a lot of global variables moved to runtime struct markom 8025d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/
883 cuc updated, cuc prompt parsing; CSM analysis markom 8026d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/
882 Routine for adjusting read and write delay for devices added. simons 8028d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8031d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/
877 ata beta release rherveille 8033d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/
876 Beta release of ATA simulation rherveille 8033d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.