OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cache/] - Rev 1376

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
429 cache configuration added markom 8236d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/
428 cache configuration added markom 8236d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8275d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/
247 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 8280d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8284d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8361d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/
110 bug fix. markom 8439d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8444d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/
84 Update. lampret 8490d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/
79 Data and instruction cache simulation added. lampret 8520d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/cache/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.