OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cpu/] - Rev 221

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode		 markom 8477d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
129 Added code to inject insn from Debug Unit DIR chris 8478d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
128 Added code to check debug unit after an exception chris 8478d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files		 markom 8484d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8510d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
99 *** empty log message *** lampret 8525d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
98 Return value register is now r9. lampret 8525d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
90 Added tick timer. lampret 8555d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
83 Updates. lampret 8556d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
82 Changed pctemp to pcnext. lampret 8556d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.