URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cpu/] - Rev 297

Rev	Log message	Author	Age	Path
235	memory areas now have a "granularity" also switched dma to GNU coding	erez	8290d 22h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
232	Now checks getentry() returns valid result	erez	8291d 01h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
231	Removed redundant OPERAND_DELIM (conflicted with other file)	erez	8291d 01h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
221	major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup	markom	8291d 08h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
206	Several modifications to support gdb in a new exception style mode. This new version works with gdb, and does not require the simulator to implement a writeable PC.	chris	8318d 11h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
201	readfunc() and writefunc() now use unsigned long values instead of unsigned char.	erez	8332d 03h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
196	Configuration SPRs added.	simons	8337d 22h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
192	Removed GlobalMode reference causing problems for --disable-debugmod option.	chris	8338d 16h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
184	modified decode for trace debugging	chris	8339d 12h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
183	changed special case for PICSR	chris	8339d 12h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/