OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cpu/] [or32/] - Rev 913

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
678 some minor improvements markom 8205d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/
677 executed log output looks nicer (and more correct :)) markom 8205d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/
676 update of shared files markom 8205d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/
675 register output added to sw executed log markom 8205d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/
672 advanced exe_log functionality added markom 8205d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/
671 wrong version was restored markom 8205d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/
662 GNU binutils merge. ivang 8209d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8216d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/
631 Real cache access is simulated now. simons 8221d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/
630 some bug fixes in store buffer analysis markom 8222d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or32/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.