OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [peripheral/] - Rev 398

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
239 added enviroment configuration script parser markom 8331d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
238 Changed function prototypes to quiet compiler warning erez 8331d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
235 memory areas now have a "granularity"
also switched dma to GNU coding
erez 8331d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
233 Changed my email erez 8331d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8332d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
212 Added DMA erez 8352d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.
chris 8359d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.
chris 8379d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
187 minor change to clear pending exception chris 8380d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
186 major change to UART structure chris 8380d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.