OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] - Rev 1015

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
993 Fixed IMMU bug. lampret 8028d 16h /or1k/tags/stable_0_2_0_rc3/
992 A bug when cache enabled and bus error comes fixed. simons 8029d 01h /or1k/tags/stable_0_2_0_rc3/
991 Different memory controller. simons 8029d 01h /or1k/tags/stable_0_2_0_rc3/
990 Test is now complete. simons 8029d 01h /or1k/tags/stable_0_2_0_rc3/
989 c++ is making problems so, for now, it is excluded. simons 8030d 09h /or1k/tags/stable_0_2_0_rc3/
988 ORP architecture supported. simons 8031d 00h /or1k/tags/stable_0_2_0_rc3/
987 ORP architecture supported. simons 8031d 08h /or1k/tags/stable_0_2_0_rc3/
986 outputs out of function are not registered anymore markom 8031d 08h /or1k/tags/stable_0_2_0_rc3/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8031d 20h /or1k/tags/stable_0_2_0_rc3/
984 Disable SB until it is tested lampret 8031d 20h /or1k/tags/stable_0_2_0_rc3/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.