OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] - Rev 1621

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1600 Corrected mistake in pin assignation due to typo error in RC203 manual jcastillo 6813d 02h /or1k/tags/stable_0_2_0_rc3/
1599 Corrected Syn Script to add MMU memories jcastillo 6813d 09h /or1k/tags/stable_0_2_0_rc3/
1598 Handle ethernet addresses as an address and not as an int nogj 6815d 00h /or1k/tags/stable_0_2_0_rc3/
1597 Fix parsing the destination register nogj 6815d 00h /or1k/tags/stable_0_2_0_rc3/
1596 Fix handling of eof in the sim cli nogj 6815d 00h /or1k/tags/stable_0_2_0_rc3/
1595 Add default immu/dmmu page size nogj 6815d 01h /or1k/tags/stable_0_2_0_rc3/
1594 Fix the case of is_power2(0) nogj 6815d 01h /or1k/tags/stable_0_2_0_rc3/
1593 Don't kill sim on second ctrl+c if the cli prompt has already been shown nogj 6815d 01h /or1k/tags/stable_0_2_0_rc3/
1592 Added additional desc of tick timer, added l.fl1, corrected desc of l.ff1 and corrected encoding of l.maci lampret 6817d 03h /or1k/tags/stable_0_2_0_rc3/
1591 Added l.fl1, fixed desc of l.ff1 lampret 6817d 22h /or1k/tags/stable_0_2_0_rc3/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.