OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] - Rev 349

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
329 Now using macros from spr_defs.h lampret 8280d 12h /or1k/tags/stable_0_2_0_rc3/
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8280d 14h /or1k/tags/stable_0_2_0_rc3/
327 simulate_dc_mmu_load() was calling insn cache/mmu routines instead of data cache/mmu. Fixed. lampret 8280d 14h /or1k/tags/stable_0_2_0_rc3/
326 More realistic default cache type. lampret 8280d 14h /or1k/tags/stable_0_2_0_rc3/
325 minor ethernet testbench modifications erez 8281d 17h /or1k/tags/stable_0_2_0_rc3/
324 added initial ethernet RX simulation (very simple for now) erez 8281d 17h /or1k/tags/stable_0_2_0_rc3/
323 small fix erez 8281d 17h /or1k/tags/stable_0_2_0_rc3/
322 IC test repaired.C simons 8281d 21h /or1k/tags/stable_0_2_0_rc3/
321 added missing gdbcomm files markom 8282d 00h /or1k/tags/stable_0_2_0_rc3/
320 added prototypes for xxx_vapi_id() erez 8282d 05h /or1k/tags/stable_0_2_0_rc3/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.