OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] - Rev 632

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8211d 08h /or1k/tags/stable_0_2_0_rc3/
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8211d 08h /or1k/tags/stable_0_2_0_rc3/
609 Added wb_err_o to flash and sram i/f for testing the buserr exception. lampret 8211d 08h /or1k/tags/stable_0_2_0_rc3/
608 Range exception removed from test. simons 8212d 04h /or1k/tags/stable_0_2_0_rc3/
607 single step steps just one instruction ^c bug fixed markom 8212d 04h /or1k/tags/stable_0_2_0_rc3/
606 raw register range bug fixed; acv_uart test passes markom 8213d 04h /or1k/tags/stable_0_2_0_rc3/
605 simulator prints out a message, when gdb is not attached and stall occurs; OV flag fixed markom 8213d 04h /or1k/tags/stable_0_2_0_rc3/
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8213d 05h /or1k/tags/stable_0_2_0_rc3/
603 fixed bfd markom 8213d 07h /or1k/tags/stable_0_2_0_rc3/
602 Renamed targets. Switched off debug. lampret 8214d 05h /or1k/tags/stable_0_2_0_rc3/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.