OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [gen_or1k_isa/] [sources/] [opcode/] - Rev 1778

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1286 Changed desciption of the l.cust5 insns lampret 7365d 07h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1285 Changed desciption of the l.cust5 insns lampret 7365d 07h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1169 Added support for l.addc instruction. csanchez 7678d 07h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1114 Added cvs log keywords lampret 7832d 23h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1034 Fixed encoding for l.div/l.divu. lampret 7975d 00h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8040d 10h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
801 l.muli instruction added markom 8132d 13h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
722 floating point registers are obsolete; GPRs should be used instead markom 8160d 13h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
720 single floating point support added markom 8160d 17h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
717 some minor improvements markom 8160d 19h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.