OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] - Rev 231

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
197 This is not used any more. simons 8344d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/
196 Configuration SPRs added. simons 8344d 10h /or1k/tags/stable_0_2_0_rc3/or1ksim/
195 New test added. simons 8344d 10h /or1k/tags/stable_0_2_0_rc3/or1ksim/
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8344d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8345d 03h /or1k/tags/stable_0_2_0_rc3/or1ksim/
191 Added UART jitter var to sim config chris 8345d 23h /or1k/tags/stable_0_2_0_rc3/or1ksim/
190 Added jitter initialization chris 8345d 23h /or1k/tags/stable_0_2_0_rc3/or1ksim/
189 fixed mode handling for tick facility chris 8346d 00h /or1k/tags/stable_0_2_0_rc3/or1ksim/
188 fixed PIC interrupt controller chris 8346d 00h /or1k/tags/stable_0_2_0_rc3/or1ksim/
187 minor change to clear pending exception chris 8346d 00h /or1k/tags/stable_0_2_0_rc3/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.