OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] - Rev 408

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8294d 22h /or1k/tags/stable_0_2_0_rc3/or1ksim/
369 Configuration command description added. simons 8297d 23h /or1k/tags/stable_0_2_0_rc3/or1ksim/
366 *** empty log message *** simons 8298d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8300d 00h /or1k/tags/stable_0_2_0_rc3/or1ksim/
355 uart VAPI model improved; changes to MC and eth. markom 8300d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/
349 Some bugs regarding cache simulation fixed. simons 8304d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/
347 Added CRC32 calculation to Ethernet erez 8306d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/
346 Improved Ethernet simulation erez 8306d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8306d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8306d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.